NAME OF THE COURSE	Computer Architecture Practicum					
Code	PMIC11	Year of study	UGU-2			
Course teacher	prof.dr. sc. Andrina Granić	Credits (ECTS)	S) 2,0			
Associate teachers	Associate teachers dr. sc. Jelena Nakić Type of instruction (number of ho		L	S	E	F
					30	
Status of the course	compulsory	Percentage of application of e-learning	25%			
COURSE DESCRIPTION						
Course objectives To acquire knowledge about digital circuits and systems and about their application in computer architecture. To master building and analyzing digital circuits that are used for implementation of complex logical functions in digital computer.				eir) ctions		
Course enrolment requirements and entry competences required for the course	Course enrolment requirements: none. Entry competences: basic computer experience.					
Learning outcomes expected at the level of the course (4 to 10 learning outcomes)	 Students will be able to: 1. Build and analyze logical circuits 2. Classify complex logical circuits, both combinational and sequential 3. Analyze complex logical functions 4. Project digital circuits for implementation of complex logical functions 5. Compare basic implementations of digital circuits 6. Calculate performances of digital systems 					
Course content broken down in detail by weekly class schedule (syllabus)	 Introduction to the course. Introduction to the tool for designing and simulating digital logic circuits – Logisim. Designing circuits according to logical scheme. (2 hours) Implementation of a logical function. Standard forms of functions. Integrated circuits technology. Cost and delay of a circuit. Logical scheme transformation into NAND and NOR form. Cost and delay analysis in respective implementations. (2 hours) Minimization of logical functions. Minimization of incompletely specified functions. Minimization of nogical functions. Minimization of function into NAND/NOR form in Logisim. (2 hours) Combinational logical circuit: Priority encoder, Decoder, Multiplexer. Implementation and cascading of combinational circuits. (2 hours) Arithmetic circuits: Half-adder, Full adder, Substractor, Multiplier, Shifter. Designing sub circuits. Programmable modules. Programmable and semi-programmable logic array. (2 hours) Standard sequential modules: Registers. Register with parallel input. Shift register. Counters. Binary counter. Counter modulo m. Reverse binary counter. Add/subtract counter. Synchronous counters (binary and decimal). Decoding the counter state. (2 hours) Midterm exam. Comparisons of different microprocessor architectures. Selection and analysis of selected architecture for modelling in simulator. (2 hours) 					

	12. Designing control unit and bus. Review and purpose of control signals.							
	13. Design and implementation of memory modules (RAM and ROM). (2							
	hours)							
	14. Assembling parts of microprocessor. Test and analysis of model. (2							
	15. Final exam.							
	□ lectures □ inde			lepend	pendent assignments			
	□ seminars and workshops □ mult			ıltimedi	timedia			
Format of instruction	⊠ exercises ⊠ labo			oratory	ratory			
	□ on line in entirety □ work			rk with	< with mentor			
	⊠ partial e-learning □ hom			mewor	nework assignments			
	□ field work							
Student responsibilities	Attendance of classes. Active involvement in classes. Midterm exam and final exam at computer							
	Name	Ects	Na	me	Ects	N	ame	Ects
	Class attendance	1	Resea	arch		Experimental		
Screening student work						WORK		
(name the proportion of ECTS credits for each	Oral ayam	Demant			Homew	ork		
	Orarexam		кероп			assignn	signments	
activity so that the total	0		_					
equal to the ECTS value of	Seminar essay		Essay	′				
the course)	Tasta	Praction training		cal				
	Tests			g	J			
	Writton oxom	1	Droior	roject				
	Whiteh exam	1	Fiojec					
Grading and evaluating	Midterm exam and	final ex	am (50	% + 50%	6)			
student work in class and	Complete exam (10)0%) final av				ulata ave		
at the linal exam		linal ex	am sub	sillule l	ne com	ipiele exa	arn.	
	Title				nies in	Availability via other media		
				the	librarv			
	1. U. Peruško, Digitalna elektronika,							
	logičko i električko projektiranje, III.				10			
Required literature	prošireno izdanje, Skolska knjiga -							
(available in the library and via other media)	Zagreb, 1996							
	2. S. Ribarić: Građa računala: arhitektura i organizacija računarskih sustava,							
					15			
	Algebra, Zagreb, 2011							
	3. J. Nakić: Lecture notes					online		
					0			
					,			
Optional literature (at the	U. Peruško, V. Glav	vinić: D	igitalni s	sustavi,	Skolsk	a knjiga,	2005	
programme proposal)	A. S. Lanenbaum: Structured Computer Organization. Prentice-Hall							
			,					

	J. L. Hennessy and D. Patterson: Computer Architecture, A Quantitative Approach, Morgan Kaufmann Publication, Third Edition, 2003.
Quality assurance methods that ensure the acquisition of exit competences	Communication with students, students' evaluation through anonymous surveys, students' achievements on exams, self-evaluation.
Other (as the proposer wishes to add)	